Amendments to the Claims:

This listing of claims will replace all prior versions, and listings of claims in the application:

Listing of Claims:

1 21. (Previously presented): An inspection system comprising: 2 an inspection apparatus for detecting positions and sizes of particles or pattern 3 defects on an object to be inspected; 4 an image taking apparatus for taking images of said particles or said pattern 5 defects as detected by said inspection apparatus; and an analysis unit operatively coupled to said inspection apparatus and said image 6 7 taking apparatus, said analysis unit including: 8 a storage device for storing therein inspection data produced by said 9 inspection apparatus and position information of regions of a circuit pattern to be formed on said 10 object; a calculation device for identifying particles and pattern defects that are 11 12 correspondingly positioned in said regions, and calculating failure probabilities for said particles 13 and said pattern defects positioned in said regions based on their sizes; and 14 a selection device for selecting particles or pattern defects whose 15 calculated failure probabilities are greater than or equal to a predetermined threshold. 1 22. (Withdrawn): An inspection system comprising: 2 an inspection apparatus for detecting positions and sizes of particles or pattern 3 defects on an object to be inspected; 4 an image taking apparatus for taking images of said particles or said pattern 5 defects as detected by said inspection apparatus; and 6 an analysis unit operatively coupled to said inspection apparatus and said image 7 taking apparatus comprising:

Appl. No. 10/004,168 Amdt. dated August 29, 2003 Reply to Office Action of April 1, 2003

8	a storage device for storing therein inspection data produced by said
9	inspection apparatus and position information of regions of one or more edge portions of a
10	circuit pattern to be formed on said object; and
11	a selection device for selecting those of said particles and said pattern
12	defects that are outside of said regions.
1	23. (Withdrawn): An inspection system comprising:
2	
3	an inspection apparatus for detecting positions and sizes of particles or pattern
	defects on an object to be inspected;
4	an image taking apparatus for taking images of said particles or said pattern
5	defects as detected by said inspection apparatus; and
6	an analysis unit operatively coupled to said inspection apparatus and said image
7	taking apparatus comprising:
8	a storage device for storing therein inspection data produced by said
9	inspection apparatus and position information of one or more regions of a circuit pattern to be
10	formed on said object; and
11	a selection device for selecting those of said particles and pattern defects
12	being positioned in predetermined regions of said one or more regions.
1	24 (Drayiovaly progented). The inequation greaters according to alsies 21
1	24. (Previously presented): The inspection system according to claim 21,
2	wherein said regions are circuit blocks as formed within an LSI chip.
1	25. (Withdrawn): The inspection system according to claim 22, wherein said
2	edge portions constitute portions of circuit blocks as formed within an LSI chip.
_	
1	26. (Withdrawn): The inspection system according to claim 23, wherein said
2	regions are circuit blocks as formed within an LSI chip.
1	27. (Previously presented): The inspection system according to claim 21,
2	further comprising a simulation device for generating virtual defects at random positions with
3	respect to circuit graphics obtainable from mask layout data forming said circuit pattern, and
-	

Appl. No. 10/004,168 Amdt. dated August 29, 2003 Reply to Office Action of April 1, 2003

5

computing said failure probabilities from connection relationships of said circuit graphics and 4 5 said defects. 1 28. (Previously presented): The inspection system according to claim 21, 2 wherein said position information of said regions is generated from mask layout data forming an 3 LSI chip. 1 29. (Withdrawn): The inspection system according to claim 22, wherein said 2 position information of said edge portions is generated from mask layout data forming an LSI 3 chip. 1 30. (Withdrawn): The inspection system according to claim 23, wherein said 2 position information of said regions is generated from mask layout data forming an LSI chip. 1 31. (Previously presented): The inspection system according to claim 24, 2 wherein said position information of said circuit blocks is generated from mask layout data 3 forming an LSI chip. 1 32. (Withdrawn): The inspection system according to claim 25, wherein said 2 position information of said circuit blocks s is generated from mask layout data forming an LSI 3 chip. 1 33. (Withdrawn): The inspection system according to claim 26, wherein said 2 position information of said circuit blocks is generated from mask layout data forming an LSI 3 chip. 34. 1 (Withdrawn): An inspection system comprising: 2 an inspection apparatus for detecting positions and sizes of particles or pattern 3 defects on an object to be inspected; 4 an image taking apparatus for taking images of said particles or said pattern

defects as detected by said inspection apparatus; and

6	an analysis unit operatively coupled to said inspection apparatus and said image
7	taking apparatus comprising:
8	a storage device for storing therein inspection data produced by said
9	inspection apparatus and layout information of said object to be inspected; and
0	a selection device for selecting particles or pattern defects from said
1	inspection data based on said layout information.
1	35. (Withdrawn): The inspection system according to claim 34, wherein said
2	layout information is position information as to a region within an LSI chip to be formed on said
3	object to be inspected.
1	36. (Previously presented): A method for manufacturing semiconductor
2	devices comprising the steps of:
3	a fabrication step for forming circuit patterns on or over a wafer, said circuit
4	patterns constituting a plurality of semiconductor chips;
5	an inspection step for detecting positions and sizes of particles or pattern defects
6	of said wafer;
7	identifying positions and sizes of those of said particles or said pattern defects
8	located in a region of said circuit patterns that constitute one of said semiconductor chips;
9	a calculation step for calculating failure probabilities based on sizes of said
10	pattern defects in said region;
11	an extraction step for extracting positions of said particles or said pattern defects
12	with calculated failure probabilities greater than or equal to a predefined threshold; and
13	producing images of said particles or said pattern defects extracted at said
14	extraction step.
1	37. (Previously presented): A method for manufacturing semiconductor
2	devices according to claim 36, wherein said regions are circuit blocks within an LSI chip.

1 .	38. (Previously presented): A method for manufacturing semiconductor
2	devices according to claim 37, wherein said LSI chip is a system LSI and said circuit blocks
3	include memory portions and logic portions.
1	39. (Withdrawn): A method for manufacturing semiconductor devices
2	comprising the steps of:
3	a fabrication step for forming circuit patterns on or over a wafer, said circuit
4	patterns constituting circuitry of one or more LSI chips;
5	an inspection step for producing first information relating to positions and sizes of
6	particles or pattern defects of said wafer;
7	an extraction step for extracting data of the particles or the pattern defects from
8	said first information based on layout information of one of said LSI chips; and
9	producing images of said particles or said pattern defects extracted at said
10	extraction step.
1	40. (Withdrawn): A method for manufacturing semiconductor devices
2	according to claim 39, wherein said layout information is position information of one or more
3	regions as designed within an LSI chip, and said step of extracting includes identifying those
4	particles or pattern defects located in predetermined regions of said one or more regions.
1	41. (Withdrawn): A method for manufacturing semiconductor devices
2	according to claim 39, wherein said layout information is position information of one or more
3	edge portions of regions as designed within an LSI chip, and said step of extracting includes
4	identifying those particles or pattern defects located in regions exclusive of said one or more
5	edge portions.
5	ougo portiono.